Can a simple sequential delay function leave little room for FPGA acceleration?
Sorry my post yesterday didn't explain the goal clearly. The discussion ended up going in the wrong direction because of a casual hypothetical use case I mentioned, while what I'm actually trying to build is a **time-lock encryption** tool: once …